NORA: A Racefree Dynamic CMOS Technique for Pipelined Logic Structures
نویسنده
چکیده
Rupert Kling was born in Bayrischzell, Germany, on December 12, 1944. He received the M.S. degree in electrical engineering from the Technical University of Munich, Munich, West Germany, in 1973. In 1973 he joined the Siemens Component Division, Munich, West Germany. He was working in the field of test program generation for various MOS-LSI circuits. At present, he is a member of a design team for NMOS IC’S. Heinz Schulte was born in Meschede,Germany, on August 17, 1937. He received the diploma in physics from the Technische Hochschule, Aachen, WestGermany, in 1968. Since 1968 he has been employed asa Development Engineer at the semiconductor factory of Siemens Company, Munich, West Germany. He has been engaged in the development of silicon-gate technology for memory devices.
منابع مشابه
A New True-Single-Phase-Clocking BiCMOS Dynamic Pipelined Logic Family for High-Speed, Low-Voltage P - Solid-State Circuits, IEEE Journal of
New true-single-phase-clocking (TSPC) BiCMOS/ BiNMOS/BiPMOS dynamic logic circuits and BiCMOS/BiNMOS dynamic latch logic circuits for high-speed dynamic pipelined system applications are proposed and analyzed. In the proposed circuits, the bootstrapping technique is utilized to achieve fast near-full-swing operation. The circuit performance of the proposed new dynamic logic circuits and dynamic...
متن کاملA new technique for noise-tolerant pipelined dynamic digital circuits
Noise issues are becoming a main concern in digital systems due to the aggressive scaling trends in devices and interconnections. To address this problem in this paper we present a new noisetolerant dynamic circuit technique suitable for pipelined dynamic digital circuits. Simulation results for CMOS AND gate show that the proposed technique has an improvement in the ANTE of 3.4 over convention...
متن کاملDesign and Application of Pipelined Dynamic CMOS Ternary Logic and Simple Ternary Differential Logic
New dynamic CMOS ternary logic circuits, which can be used to form a pipelined system with the nonoverlapped two-phase clocks, are p r o p e d and investigated. AU the proposed new dynamic ternary gates do not have dc power dissipations and have full voltage swings. For complex ternary logic, a new circuit structure called the simple ternary differential logic (STDL) is also proposed and analyz...
متن کاملDesign and Simulation of a 2GHz, 64×64 bit Arithmetic Logic Unit in 130nm CMOS Technology
The purpose of this paper is to design a 64×64 bit low power, low delay and high speed Arithmetic Logic Unit (ALU). Arithmetic Logic Unit performs arithmetic operation like addition, multiplication. Adders play important role in ALU. For designing adder, the combination of carry lookahead adder and carry select adder, also add-one circuit have been used to achieve high speed and low area. In mu...
متن کاملSynthesis of High Performance Low Power Dynamic CMOS Circuits
This paper presents a novel approach for the synthesis of dynamic CMOS circuits using Domino and Nora styles. As these logic styles can implement only non-inverting logic, conventional logic design approaches cannot be used for Domino/Nora logic synthesis. To overcome this problem, we have used a new concept called unate decomposition of Boolean functions. The unate decomposition expresses a ge...
متن کامل